




LOGO1

Serial1

Serial

Serialnumber 6,3 x 6.3mm


ProjectName1

UZ Logo




Title TopSheet.SchDoc		UltraZohm www.ultrazohm.com 
Revision: Rev07	Design Engineer: E. Aufderheide & A. Geiger	
Project: UZ_A_LTC2311.PrjPCB		
Date: 09.04.2024		
Sheet 1 of 22		

Connector to UltraZohm Carrier Board




Clock Termination




Testpoints

- PL_ANL_shared_SPI_CLK TP4
- PS_ANL_shared TP8
- PL_ANL_shared_SPI_MOSI TP3
- PL_ANL_SPI_CS TP7

ADC Data Bus






EEPROM




Note: place solder bump to protect EEPROM memory from write access.


Conversion Signal Distribution





When using the VIN on the power connector X1, use pin 2 and 10 as return ground





1. LT6654 is available in 1.25V/2.048V/2.5V/3V/3.3V/4.096V/5V
2. If the internal reference from LTC2311 (4.096V) is used, U3 is DNP, at LTC2311 REFIN needs to be connected to a cap to GND, and REFOUT disconnected
3. LTC2311 REFOUT max current sink is 700uA.
 $8\text{ADCs} \times 0.7\text{mA} = 5.6\text{mA} < 10\text{mA}$ max output current of LT6654

Title ADC_Reference.SchDoc

Revision: Rev07

Design Engineer: E. Aufderheide & A. Geiger

Project: UZ_A_LTC2311.PrjPCB




UltraZohm

www.ultrazohm.com

Date: 09.04.2024

Sheet 4 of 22





Title Power_Neg.SchDoc

Revision: Rev07

Design Engineer: E. Aufderheide & A. Geiger

Project: UZ_A_LTC2311.PrjPCB






UltraZohm

www.ultrazohm.com


Date: 09.04.2024

Sheet 5 of 22







ADC can provide internal 4.096V reference. For that purpose R14 has to be replaced by 10u capacitor



ADC can provide internal 4.096V reference. For that purpose R14 has to be replaced by 10u capacitor



Title ADC.SchDoc

Revision: Rev07

Design Engineer: E. Aufderheide & A. Geiger

Project: UZ_A_LTC2311.PrjPCB

UltraZohm


www.ultrazohm.com

Date: 09.04.2024



Sheet 7.2 of 22





ADC can provide internal 4.096V reference. For that purpose R14 has to be replaced by 10u capacitor




ADC can provide internal 4.096V reference. For that purpose R14 has to be replaced by 10u capacitor





ADC can provide internal 4.096V reference. For that purpose R14 has to be replaced by 10u capacitor



ADC can provide internal 4.096V reference. For that purpose R14 has to be replaced by 10u capacitor




ADC can provide internal 4.096V reference. For that purpose R14 has to be replaced by 10u capacitor




to map 5V -> 4.096V
gains needs to be $4.096V/5 = 0.8192$
with $R20 = 1k$ and $R17 = 820R$, resulting in a
gain of $g=0.82$
we get a gain accuracy of 0.1%
this would allow to use 0V and 5V as rails
with $V_{com} = 2.5V$

<https://jansson.us/resistors.html>




to map 5V -> 4.096V
gains needs to be $4.096V/5 = 0.8192$
with $R20 = 1k$ and $R17 = 820R$, resulting in a
gain of $g=0.82$
we get a gain accuracy of 0.1%
this would allow to use 0V and 5V as rails
with $V_{com} = 2.5V$

<https://jansson.us/resistors.html>



to map 5V -> 4.096V
 gains needs to be $4.096V/5 = 0.8192$
 with $R20 = 1k$ and $R17 = 820R$, resulting in a
 gain of $g=0.82$
 we get a gain accuracy of 0.1%
 this would allow to use 0V and 5V as rails
 with $V_{com} = 2.5V$

<https://jansson.us/resistors.html>



Title OpAmp_CH1.SchDoc

Revision: Rev07

Design Engineer: E. Aufderheide & A. Geiger

Project: UZ_A_LTC2311.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 09.04.2024

Sheet 8.3 of 22



A

B

C

D

A


B

C

D

to map 5V -> 4.096V
 gains needs to be $4.096V/5 = 0.8192$
 with $R20 = 1k$ and $R17 = 820R$, resulting in a
 gain of $g=0.82$
 we get a gain accuracy of 0.1%
 this would allow to use 0V and 5V as rails
 with $V_{com} = 2.5V$

<https://jansson.us/resistors.html>



Title OpAmp_CH1.SchDoc

Revision: Rev07

Design Engineer: E. Aufderheide & A. Geiger

Project: UZ_A_LTC2311.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 09.04.2024

Sheet 8.4 of 22



to map 5V -> 4.096V
 gains needs to be $4.096V/5 = 0.8192$
 with $R20 = 1k$ and $R17 = 820R$, resulting in a
 gain of $g=0.82$
 we get a gain accuracy of 0.1%
 this would allow to use 0V and 5V as rails
 with $V_{com} = 2.5V$

<https://jansson.us/resistors.html>



Title OpAmp_CH1.SchDoc

Revision: Rev07

Design Engineer: E. Aufderheide & A. Geiger

Project: UZ_A_LTC2311.PrjPCB

UltraZohm

www.ultrazohm.com


Date: 09.04.2024

Sheet 8.5 of 22




to map 5V -> 4.096V
 gains needs to be $4.096V/5 = 0.8192$
 with $R20 = 1k$ and $R17 = 820R$, resulting in a
 gain of $g=0.82$
 we get a gain accuracy of 0.1%
 this would allow to use 0V and 5V as rails
 with $V_{com} = 2.5V$

<https://jansson.us/resistors.html>




to map 5V -> 4.096V
gains needs to be $4.096V/5 = 0.8192$
with $R20 = 1k$ and $R17 = 820R$, resulting in a
gain of $g=0.82$
we get a gain accuracy of 0.1%
this would allow to use 0V and 5V as rails
with $V_{com} = 2.5V$

<https://jansson.us/resistors.html>



to map 5V -> 4.096V
 gains needs to be $4.096V/5 = 0.8192$
 with $R20 = 1k$ and $R17 = 820R$, resulting in a
 gain of $g=0.82$
 we get a gain accuracy of 0.1%
 this would allow to use 0V and 5V as rails
 with $V_{com} = 2.5V$

<https://jansson.us/resistors.html>



Title OpAmp_CH1.SchDoc

Revision: Rev07

Design Engineer: E. Aufderheide & A. Geiger

Project: UZ_A_LTC2311.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 09.04.2024

Sheet 8.8 of 22

